Auto-Differentiated Fixed Point Notation on Low-Powered Hardware Acceleration

نویسندگان

چکیده

Using less electric power or speeding up processing is catching the interests of researchers in deep learning. Quanti-zation has offered distillation mechanisms that substitute floating numbers for integers, but little been suggested about themselves. The use Q-format notation reduces computational overheads frees resources in-troduction more operations. Our experiments, conditioned on varying regimes, introduce automatic differentiation algo-rithms like fast Fourier transforms and Winograd minimal filtering to reduce complexity (expressed total number MACs) suggest a path towards assistive intelligence concept. Empirical results show that, under specific heuristics, can overcome shortfalls numbers, especially embedded systems. Further benchmarks FPBench standard give details by comparing our proposals with common learning

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fixed-Point Configurable Hardware Components

To reduce the gap between the VLSI technology capability and the designer productivity, design reuse based on IP (intellectual properties) is commonly used. In terms of arithmetic accuracy, the generated architecture can generally only be configured through the input and output word lengths. In this paper, a new kind of method to optimize fixed-point arithmetic IP has been proposed. The archite...

متن کامل

Anderson Acceleration for Fixed-Point Iterations

This paper concerns an acceleration method for fixed-point iterations that originated in work of D. G. Anderson [Iterative procedures for nonlinear integral equations, J. Assoc. Comput. Machinery, 12 (1965), 547-560], which we accordingly call Anderson acceleration here. This method has enjoyed considerable success and wide usage in electronic structure computations, where it is known as Anders...

متن کامل

Hardware Acceleration inside a Differentiated Services Access Node

This paper describes the hardware implementation of Simple Integrated Media Access (SIMA) access node. SIMA introduces Quality of Service (QoS) in IP networks by using the IPv4 Type of Service (TOS) field as priority and real-time indication field. Hardware acceleration is used to speed up the SIMA cal-culations.

متن کامل

Acceleration of the 3D FDTD Algorithm in Fixed-point Arithmetic using Reconfigurable Hardware

Understanding and predicting electromagnetic behavior is needed more and more in modern technology. The Finite-Difference Time-Domain (FDTD) method is a powerful computational electromagnetic technique for modelling electromagnetic space. However, the computation of this method is complex and time consuming. Implementing this algorithm in hardware will greatly increase its computational speed a...

متن کامل

Hardware Ray Tracing using Fixed Point Arithmetic

For realistic image synthesis and many other simulation applications, ray tracing is the only choice to achieve the desired realism and accuracy. Ray tracing has become such an important algorithm that an implementation in hardware is justified and desirable. The first ray tracing hardware realizations have been using floating point and logarithmic arithmetic. While floating point arithmetic re...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Signal Processing

سال: 2022

ISSN: ['1342-6230', '1880-1013']

DOI: https://doi.org/10.2299/jsp.26.131